

93-157r0

To: X3T9.2 Membership
Editor: John Geldman, Cirrus Logic
Date: September 29, 1993
Subject: Proposed 22 MByte/Sec ATA Timing Extension

The following document contains modified sections from the SFF Specification Draft on ATA Timing Extensions. These sections have been enhanced to include the higher 22 MByte/Sec bandwidth modes. A section has been added to document the termination verbally described by Tom Hanan of Western Digital.

This activity has recently moved from the Small Form Factor Committee (SFF) to a X3T9.2 SSWG. This group is still actively working on this document and implementor's are forewarned against use of this information until formally approved.

There seems to be general consensus on the new Multiword DMA Mode 2 timings. The timings for PIO Mode 4 are not as stable. Also, there is continuing discussion on the appropriate flow control mechanism for PIO Mode 4. The two mechanisms under question are enhanced use of IORDY (20 nanosecond timing) and a new PIO REQ/ACK handshake mechanism.

Comments are welcome. Editorial comments (spelling, grammar, punctuation) can be addressed directly to the editor. Any technical comments should be addressed to the ATA Working Group for discussion.

The editor may be reached by phone, fax, EMAIL or U.S. mail:

John Geldman
Cirrus Logic, Inc.
3100 West Warren Ave.
Fremont, CA 94538
Voice: (510) 249-4953
FAX: (510) 249-4940
EMAIL: johng@cirrus.com

Technical issues are best presented at a ATA Local Bus WG meeting (typically meeting on the last Wednesday of each month), but may be presented in writing. The primary contact for ATA Local Bus Working Group is:

Steve Finch
Chairperson ATA Working Group
Silicon Systems
14351 Myford Road
Tustin, CA 92680

Ph: 714-573-6808 Fax: 714-573-6914
EMAIL: 5723283@mcimail.com

6. New Timing Modes

In order to achieve higher data transfer rates two new timing modes are defined: two one for Multiword DMA data transfers and two one for PIO data transfers.

6.1 Definition Of Cycle Time For New Timing Modes

For PIO Modes 0, 1 and 2, and Multiword DMA Mode 0, the timing parameters defined the operating characteristics that the device was required to support if it supported the associated mode. In particular, if the device supported PIO Mode 2, for example, then it was required to support a minimum cycle time of 240 nanoseconds (t_0 for PIO Mode 2).

The use of IORDY is optional in the ATA standard. Because of this, devices reported support of the various PIO modes only if they could support the mode without use of IORDY. This was done to prevent problems between a device that could support a timing mode only if IORDY is used for flow control and a host which supports the same timing mode but without flow control IORDY. Thus a drive might report that it supported only lower transfer speeds, when in fact they could support a higher transfer rate if flow control IORDY was used.

A new word has been added to the Identify Drive command to indicate the minimum cycle time supported by the device in PIO mode without the use of IORDY as flow control. This word specifies the minimum cycle time, in nanoseconds, supported by the device in PIO Modes 3 and 4 when IORDY is not being used. The value contained in this word must always be greater than or equal to the minimum cycle time defined by the highest PIO Mode supported. E.g., a drive supporting PIO Mode 3 timing could not report a value less than 180 nanoseconds, the minimum cycle time defined for Mode 3 PIO Timings.

Investigation into methods of increasing the transfer rate of the ATA interface, a number of new transfer rates seemed to be desirable. PIO Mode 2 had a transfer rate of 8.33 megabytes per second. There seemed to be a need to support a transfer rate of 10 megabytes per second, 11 megabytes per second, etc. The problem got worse when DMA data rates were discussed. It appeared that many new timing modes would have to be added, and this was not acceptable.

Rather than adding a series of new modes, it was decided that simply by changing the definition of, or really the usage of, the cycle time parameter, t_0 , and the inclusion of additional information in the Identify Drive command, that it was possible to support a wide range of

speed increments that could be easily identified by the host and reflect the maximum transfer capabilities of a particular implementation.

With the addition of PIO Mode 3, PIO Mode 4, Multiword DMA Mode 1 and Multiword DMA Mode 2, the definition of Cycle Time, t_0 , has been changed to the minimum cycle supported by this mode. The definition of the remaining timing parameters associated with the new modes is not changed. If a device supports one of a new modes it MUST meet the timing requirements for all timing specification associated with that mode with the possible exception of the Cycle Time. Remember that PIO Modes 0, 1 and 2, and Multiword DMA Mode 0 must be compatible with the ATA Standard.

Two new words have been added to the Identify Drive command to indicate the minimum cycle time supported by the device in PIO Mode 3, PIO Mode 4, Multiword DMA Mode 1 and Multiword DMA Mode 2. These words specify the minimum cycle time, in nanoseconds, supported by the device in each associated Mode PIO Mode 3 and Multiword DMA Mode 1. The value contained in each of these two words must always be greater than or equal to the minimum cycle time defined by the associated Mode. E.g., a drive supporting PIO Mode 3 timing could not report a value less than 180 nanoseconds, the minimum cycle time defined for Mode 3 PIO Timings.

Additional words were added for the new Multiword DMA Modes 1. These words specify the manufacturer's recommended Multiword DMA cycle time. This parameter addresses the needs of the host system in obtaining maximum performance. While a hardware implementation may be able to burst at a very high transfer rate, it may not be able to sustain this transfer rate over an entire transfer. The result might be that, if the maximum burst rate is utilized, a lower overall transfer rate would be experienced than if a slower transfer rate was used. By adjusting the transfer rate to that recommended by the manufacturer, performance under nominal conditions should be maximized.

It is expected that, if future PIO Modes or Multiword DMA Modes are added, that they will follow these new definitions.

6.2 New Multiword DMA Transfer Mode

One new Multiword DMA Transfer Mode is defined and identified as Mode 1 and Mode 2. The timing parameters associated with Multiword DMA Transfer Mode 1 and Mode 2 are defined in Table 1. Peripherals reporting support for Multiword DMA Transfer Mode 1 must also support Multiword DMA Transfer Mode 0. Peripherals reporting support for Multiword DMA Transfer Mode 2 must also support Multiword DMA Transfer Mode 1 and Mode 0. Figure 1 shows the basic timing for Multiword DMA Transfers and is included to show the new timing parameter t_Z .

The minimum value of t_0 is specified by the device in word 65 of the Identify Drive information. Refer to section 7.1.6 for a description of


word 65.

TABLE 1: New Multiword DMA Timing Parameters

	Multiword DMA timing parameters	Mode 1 nsec		Mode 2 nsec	
		Min	Max	Min	Max
t0	Cycle time	**		**	
tC	DMACK- to DMREQ delay		---		---
tD	DIOR-/DIOW- 16-bit	80		50	
tE	DIOR- data access		60		30
tF	DIOR- data hold	5		5	
tF	DIOR- data hold (1)		n/a		n/a
tG	DIOW- data setup	30		20	
tH	DIOW- data hold	15		5	
tI	DMACK to DIOR-/DIOW- setup	0		0	
tJ	DIOR-/DIOW- to DMACK hold	5		5	
tKr	DIOR- negated pulse width	50		25	
tKw	DIOW- negated pulse width	50		25	
tLr	DIOR- to DMREQ delay		40		30
tLw	DIOW- to DMREQ delay		40		30
tZ	DMACK- to tristate (2)		25		25

(1) Meaning of this parameter in the ATA standard was not clear. This specification states that this parameter is not applicable.

(2) New parameter specifies the time from the negation edge of DMACK- to the time that the data bus is no longer driven by the device (tristate). The tZ parameter applies only at the end of a Multiword DMA cycle, i.e., when DMACK is negated. The device may actively drive the data bus or may tristate the data bus while DMACK- is active from the first time that DIOR- is asserted until DMACK- is negated as long as tE and tF requirements are met.






FIGURE 1: Multiword DMA Timing Diagram

6.3 New PIO Transfer Mode

New One new PIO Transfer Modes are is defined and identified as Mode 3 and Mode 4. The timing parameters associated with PIO Transfer Mode 3 and Mode 4 are defined in Table 2. Peripherals reporting support for PIO Transfer Mode 3 or Mode 4 must power up in a PIO Transfer Mode compatible with the existing ATA standard. Figure 2 shows the basic timing for PIO Transfers and is include to show the a new timing parameters t_{2i} , t_{6Z} and t_R .

The minimum value of t_0 is specified by the device in word 68 of the Identify Drive information. Refer to section 7.1.8 for a description of word 68.

TABLE 2: New PIO Timing Parameters

	PIO timing parameters	Mode 3 nsec		Mode 4 nsec	
		Min	Max	Min	Max
t_0	Cycle time (4)	**		**	
t_1	Address valid to DIOR-/DIOW- setup	30		20	
t_2	DIOR-/DIOW- 16-bit (4)	80		50	
	Pulse width 8-bit (4)	80		50	
t_{2i}	DIOR-/DIOW- recovery time (4)	70		25	
t_3	DIOW- data setup	30		20	
t_4	DIOW- data hold	10		5	
t_5	DIOR- data setup	20		20	
t_6	DIOR- data hold	5		5	
t_6	DIOR- data hold (1)		n/a		n/a
t_{6Z}	DIOR- data tristate (2)		30		30
t_7	Addr valid to IOCS16- assertion (5)		30		30
t_8	Addr valid to IOCS16- negation (5)		30		25
t_9	DIOR-/DIOW- to address valid hold	10		5	
t_A	IORDY Setup time (3)	35		20	

tB	IORDY Pulse Width		0	1,250	0	1,250
tR	Read Data Valid to IORDY active (if IORDY initially low after tA)					

(1) Meaning of this parameter in the ATA standard was not clear. This specification states that this parameter is not applicable.

(2) New parameter specifies the time from the negation edge of DIOR- to the time that the data bus is no longer driven by the device (tristate).

(3) Delay from DIOR- or DIOW- until the state of IORDY is first sampled. If IORDY is inactive then the host must wait until IORDY is active before the PIO cycle can be completed. If the device is not driving IORDY negated at the time tA after the activation of DIOR- or DIOW-, then t5 time must be met and tR time is not applicable. If the device is driving IORDY negated at the time tA after the activation of DIOR- or DIOW-, then tR time must be met and t5 time is not applicable.

(4) t0 is the minimum total cycle time, t2 is the minimum command active time, and t2i is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. All three of the timing requirements (t0, t2 and t2i) must be met. The minimum total cycle time requirement, t0, is greater than the sum of t2 and t2i. This means that an host implementation can lengthen either or both of t2 or t2i to insure that t0 is met. A device implementation must support any legal host implementation.

Support of IORDY is mandatory when either PIO Mode 3 or Mode 4 is the current mode of operation.




FIGURE 2: PIO Timing Diagram{tc "Figure 2 PIO Timing Diagram" \f figures \1 2}

7. Command and Parameter Changes

In order to achieve the desired improvement in data transfer rates, changes are made to the parameters associated with two existing commands: the Identify Drive command and the Set Feature command.

7.1 Changes and Additions to Identify Drive Parameter Words

Changes are made to the parameter information returned to the host by the Identify Drive command. Four new parameter words have been defined within the parameter information, and two news bits are defined in an existing parameter word.

The following table outlines the changes and additions that are defined in the following sections.

TABLE 3: New Identify Drive Parameters

rd	Description
49	Capabilities
12	Reserved (for pseudo DMA mode support)
11	IORDY Supported
10	IORDY can be disabled
53	15-2 Reserved
1	1=the fields reported in words 64-70 are valid
	0=the fields reported in words 64-70 are not valid
0	(as defined in ATA Standard)
64	15-8 Reserved
7-0	Advanced PIO Transfer Modes Supported
65	Minimum Multiword DMA Transfer Cycle Time Per Word
15-0	Cycle time in nanoseconds
66	Manufacturer's Recommended Multiword DMA Transfer Cycle Time
15-0	Cycle time in nanoseconds
67	Minimum PIO Transfer Cycle Time Without Flow Control
15-0	Cycle Time in nanoseconds
68	Minimum PIO Transfer Cycle Time With IORDY Flow Control
15-0	Cycle Time in nanoseconds

69 Reserved

70 Reserved

With the addition of Multiword DMA Transfer Mode 1, bits 9 and 1 of word 63 are defined to indicate Multiword DMA Transfer Mode 1 is active and Multiword DMA Transfer Mode 1 is supported, respectively.

7.1.1 IORDY Support

Bit 11 of word 49, the Capabilities word, is used to help determine whether a device supports IORDY. If this bit is set to one, then the device supports IORDY operation. If this bit is zero, the device may support IORDY. This insures backward compatibility.

If a device supports PIO Mode 3, then this bit must be set.

7.1.2 IORDY Can Be Disabled

Bit 10 of word 49, the Capabilities word, is used to indicate a devices ability to enable or disable the use of IORDY. If this bit is set to one, then the device supports the disabling of IORDY.

7.1.3 Word 53, Bit 1: Field Validity

The existing word 53, bit 0 defines whether the fields contained in words 54 through 58 are guaranteed to be valid. Since this specification defines additional words within parameter information returned by the Identify Drive command, an additional bit, bit 1, is defined.

Bit 1 of word 53 will be set if the fields reported in words 64 through 70 are valid. This bit will be reset if the fields reported in words 64-70 are not valid.

Any device which supports PIO Mode 3 or above, or supports Multiword DMA Mode 1 or above, must set this bit and support the fields contained in words 64 through 70.

7.1.4 Flow Control PIO Transfer Modes Supported

Bits 7 through 0 of word 64 of the Identify Drive parameter information is defined as the Advanced PIO Data Transfer Supported Field. This field is bit significant. Any number of bits may be set in this field by the device to indicate which Advanced PIO Modes that it is capable of supporting.

If these bits, bits 7 through 2 1 are Reserved for future Advanced PIO Modes. Bit 0, if set, indicates that the device supports PIO Mode 3. Bit 1, if set, indicates that the device supports PIO Mode 4.

7.1.5 Minimum Multiword DMA Transfer Cycle Time Per Word

Word 65 of the parameter information of the Identify Drive command is defined as the Minimum Multiword DMA Transfer Cycle Time Per Word. This field defines, in nanoseconds, the minimum cycle time that the device can support when performing Multiword DMA transfers on a per word basis.

For devices which support Multiword DMA Mode 1, the value in word 65 shall not be less than 150.

For devices which support Multiword DMA Mode 2, the value in word 65 shall not be less than 90.

Any device which supports Multiword DMA Mode 1 or above must support this field.

If this field is supported, bit 1 of word 53 must be set.

If bit 1 of word 53 is set and the device does not support this field, the device shall return a value of zero in this field.

7.1.6 Manufacturer's Recommended Multiword DMA Transfer Cycle Time

Word 66 of the parameter information of the Identify Drive command is defined as the Manufacturer's Recommended Multiword DMA Transfer Cycle Time. This field defines, in nanoseconds, the minimum cycle time per word during a single sector host transfer while performing a multiple sector Read DMA or Write DMA commands over all locations on the media under nominal conditions. A cycle time less than this value may cause DMARQ to be negated at a rate which may reduce throughput, without data corruption.

The value in word 66 shall not be less than the value in word 65.

Any device which supports Multiword DMA Mode 1 or above must support this field.

If this field is supported, bit 1 of word 53 must be set.

If bit 1 of word 53 is set and the device does not support this field, the device shall return a value of zero in this field.

7.1.7 Minimum PIO Transfer Cycle Time Without Flow Control

Word 67 of the parameter information of the Identify Drive command is defined as the Minimum PIO Transfer Without Flow Control Cycle Time. This field defines, in nanoseconds, the minimum cycle time that, if used by the host, the device guarantees data integrity during the transfer without utilization of flow control.

For devices which support PIO Mode 3, the value in word 67 shall not be less than 180.

For devices which support PIO Mode 4, the value in word 67 shall not be less than 90.

Any device which supports PIO Mode 3 or above must support this field.

Any device may support this field.

If this field is supported, Bit 1 of word 53 must be set.

If Bit 1 of word 53 is set and the device does not support this field, the device shall return a value of zero in this field.

7.1.8 Minimum PIO Transfer Cycle Time With IORDY Flow Control

Word 68 of the parameter information of the Identify Drive command is defined as the Minimum PIO Transfer With IORDY Flow Control Cycle Time. This field defines, in nanoseconds, the minimum cycle time that the device can support while performing data transfers while utilizing IORDY flow control.

For devices which support PIO Mode 3, the value in word 68 shall not be less than 180.

For devices which support PIO Mode 4, the value in word 68 shall not be less than 90.

Any device which supports PIO Mode 3 or above must support this field.

Any device may support this field.

If this field is supported, Bit 1 of word 53 must be set.

If Bit 1 of word 53 is set and the device does not support this field, the device shall return a value of zero in this field.

7.1.9 Words 69 and 70

Words 69 and 70 are reserved for future definition.

(Editor's note: It is intended that this field be used for future specification of an alternative flow control mechanism.)

7.2. Changes to the Set Features Command

The Set Features command is utilized to select the active PIO and DMA Modes. In the ATA standard, the Set Features command with the Set Transfer Mode parameter utilizes the Sector Count Register to specify which transfer parameter to change and the value to be implemented. The use of the term "Block Transfer" is herein changed to PIO Default Transfer Mode and redefined. The Sector Count Register values are changed to:

PIO Default Transfer Mode	00000 00n
PIO Flow Control Transfer Mode x	00001 nnn
Single Word DMA Mode x	00010 nnn
Multiword DMA Mode x	00100 nnn
Reserved	01000 nnn

where "n" or "nnn" is a valid mode number for the associated transfer type.

(Editor's note: It is intended that the reserved values be used for future specification of an alternative flow control mechanism.)

If a device does not support the mode specified, the device posts an Aborted Command error.

If a device supports this specification, and receives a Set Feature command with a Set Transfer Mode parameter and a Sector Count Register value of "00000 000", it shall set its default PIO transfer mode. If the value is "00000 001" and the device supports disabling of IORDY, then the device shall set its default PIO transfer mode and disable IORDY.

8. Electrical Considerations for 22 MByte/Sec Modes

The following paragraphs document the cable and termination suggested by Tom Hanan of Western Digital. This is not part of the specification at this time, but has been captured for documentation purposes. This data is from my notes and will probably be corrected by Tom during the September 29, 1993 Working Group Meeting.

8.1 Cable Specifications

3M Cable Type	Comments	Capacitance	Propagation Velocity
-----+-----+-----+-----			

3365	unbalanced, today's typical	12.8 pF/ft	1.4 ns./ft
3517	balanced, without shield	12.7 pF/ft	1.51 ns./ft
3517	balanced, with shield	21.5 pF/ft	1.51 ns./ft

8.2 Termination

The termination described below has not been fully discussed by the committee.

The termination described below would be used on the following three signals driven from the host: DIOR-, DIOW-, and DACK-. Note that 2.6K/4K networks are installed on the drive for two drive systems, and 1.3K/2K networks are installed for single drive systems.

The termination described below would be used on the following two signals driven from the drive: DMARQ and IORDY. Note that only 1.3K/2K networks are used for these signals.

All other signals have an 82 ohm serial termination at the Bridge Logic. Note that any signals which are unbuffered to the system bus should have termination which may electrically affect the system bus.




FIGURE 3: Termination Schematic Diagram